REV	Description	Date
V1.0	First Release	2017-1-12

AC7010/AC7020 Schematics

Page Number	Description
Page01	Cover Page
Page02	Block Diagram
Page03	Zynq-7000 JTAG & Bank0
Page04	Zynq-7000 MIO Config
Page05	Zynq-7000 Bank13-34-35
Page06	Zynq-7000 Bank502
Page07	Zynq-7000 Power
Page08	DDR3
Page09	GPHY
Page10	USB OTG
Page11	UART, SD
Page12	EXTEND IO
Page13	POWER

ALINX

Title: Zynq-7000 Cover Page

Size | Document Number: AC7010/AC7020 核心板原理图 | Rev: 1.0

Date: Friday, April 22, 2022 | Sheet 1 of 13



Title	Zynq-7000 Block diagram	
Size	Document Number: AC7010/AC7020 核心板原理图	Rev: 1.0
Date: Friday, April 22, 2022	Sheet 2 of 13	





JTAG Connector



Power LED



FPGA DONE LED

Title	Zynq-7000 JTAG & Bank0	
Size	Document Number: AC7010/AC7020 核心板原理图	Rev: 1.0
Date: Thursday, April 28, 2022	Sheet 3 of 13	

BOOT OPTION



Boot Mode	MIO[5] (QSPI_D3)	MIO[4] (QSPI_D2)
JTAG	0	0
NAND	0	1
QSPI-FLASH	1	0
SD Card	1	1

POWER ON RESET





VCC3V3



VCC1V8



Title	Zynq-7000 PS MIO
Size	Document Number: AC7010/AC7020 核心板原理图
Rev	1.0
Date:	Thursday, June 23, 2022
Sheet	4 of 13


PL LED
VCCIO_34
LED1
330R
R2
RED
U2F
VCCIO34
BANK34
Zynq7010/7020
IO34_L3P
R10
1K/1%
VCC3V3
U2E
BANK13
(Z7020 Only)
Zynq7010/7020
U2G
VCCIO35
BANK35
Zynq7010/7020
50M_CLK
R7
33R
X1
OUT
VDD
GND
OE
50Mhz
C13
0.1uF/25V
ALINX
Title
Zynq-7000 Bank13 & 34 & 35
Size
Document Number
AC7010/AC7020 核心板原理图
Rev
1.0
Date:
Thursday, April 28, 2022
Sheet
5
of
13



Title	Zynq-7000 Bank502
Size	
Document Number	AC7010/AC7020 核心板原理图
Rev	1.0
Date:	Thursday, April 28, 2022
Sheet	6 of 13



Title	Zynq-7000 Cover Page		
Size	Document Number AC7010/AC7020 核心板原理图		Rev 1.0
Date:	Thursday, April 28, 2022	Sheet 7 of 13	



为了 PCB走线 方 便，DDR3 数 据线组内（DQS除外）可 以任意 交 换 。

XILINX 的UG933文档 的 PACKAGE默认 下 说明







Title	Zynq-7000 DDR	
Size	Document Number: AC7010/AC7020 核心板原理图	Rev: 1.0
Date: Thursday, April 28, 2022	Sheet 8 of 13	



Title	Zynq-7000 Gigibit PHY		
Size	Document Number AC7010/AC7020 核心板原理图		Rev 1.0
Date:	Thursday, April 28, 2022	Sheet 9 of 13	



USB2.0 OTG PORT



J5/J6 Connect: Host Mode
J5/J6 Not Connect: Slave/OTG Mode



QSPI FLASH

Title	Zynq-7000 OTG USB
Size	Document Number: AC7010 核心板原理图
Rev	1.0
Date:	Thursday, April 28, 2022
Sheet	10 of 13

USB Uart



SD Card Connector



Title	Zynq-7000 UART & SD		
Size	Document Number AC7010/AC7020 核心板原理图		Rev 1.0
Date:	Thursday, April 28, 2022	Sheet 11 of 13	

FPGA 40 PIN External IO







ALINX

Title: Zynq-7000 LED & KEY & IO

Size | Document Number: AC7010/AC7020 核心板原理图 | Rev: 1.0

Date: Thursday, April 28, 2022 | Sheet 12 of 13



Vout=0.8 x (1 + R1/R2)



Vout=0.8 x (1 + R1/R2)



Vout=0.8 x (1 + R1/R2)



Vout=0.8 x (1 + R1/R2)





Power On Sequnce:

1.0V -> 1.8V -> 1.5 V -> 3.3V -> VCCIO

ALINX		
Title	Power	
Size	Document Number: AC7010/AC7020 核心板原理图	Rev: 1.0
Date: Thursday, April 28, 2022	Sheet 13 of 13	